With Von-Neumann computing architectures struggling to address computationally-and memory-intensive big data analytic task today, Processing-in-Memory (PIM) platforms are gaining growing interests. In this way, processing-in-DRAM architecture has achieved remarkable success by dramatically reducing data transfer energy and latency. However, the performance of such system unavoidably diminishes when dealing with more complex applications seeking bulk bit-wise X(N)OR-or addition operations, despite utilizing maximum internal DRAM bandwidth and in-memory parallelism. In this paper, we develop DRIM platform that harnesses DRAM as computational memory and transforms it into a fundamental processing unit. DRIM uses the analog operation of DRAM sub-arrays and elevates it to implement bit-wise X(N)OR operations between operands stored in the same bit-line, based on a new dual-row activation mechanism with a modest change to peripheral circuits such sense ampli ers. e simulation results show that DRIM achieves on average 71× and 8.4× higher throughput for performing bulk bit-wise X(N)OR-based operations compared with CPU and GPU, respectively. Besides, DRIM outperforms recent processing-in-DRAM platforms with up to 3.7× be er performance.
INTRODUCTION
In the last two decades, Processing-in-Memory (PIM) architecture, as a potentially viable way to solve the memory wall challenge, has been well explored for di erent applications [1] [2] [3] [4] [5] [6] [7] . e key concept behind PIM is to realize logic computation within memory to process data by leveraging the inherent parallel computing mechanism and exploiting large internal memory bandwidth. e proposals for exploiting SRAM-based [8, 9] PIM architectures can be found in recent literature. However, PIM in context of main memory (DRAM- [2, 3, 10] ) has drawn much more a ention in recent years mainly due to larger memory capacities and o -chip data transfer reduction as opposed to SRAM-based PIM. Such processing-in-DRAM platforms show signi cantly higher throughputs leveraging multirow activation methods to perform bulk bit-wise operations by either modifying the DRAM cell and/or sense ampli er. For example, Ambit [2] uses triple-row activation method to implement majority-based AND/OR logic, outperforming Intel Skylake-CPU, NVIDIA GeForce GPU, and even HMC [11] by 44.9×, 32.0×, and 2.4×, respectively. DRISA [12] employs 3T1C-and 1T1C-based computing mechanisms and achieves 7.7× speedup and 15× be er energy-e ciency over GPUs to accelerate convolutional neural networks. However, there are di erent challenges in such platforms that make them ine cient acceleration solutions for X(N)OR-and addition-based applications such as DNA alignment and data encryption. Due to the intrinsic complexity of X(N)OR logic, current PIM designs are not able to o er a high-throughput X(N)OR-based operation despite utilizing the maximum internal bandwidth and memory level parallelism. is is because majority/AND/OR-based multi-cycle operations and required row initialization in the previous designs.
To overcome the memory bandwidth bo leneck and address the existing challenges, we propose a high-throughput and energye cient PIM accelerator based on DRAM, called DRIM. DRIM exploits a new in-memory computing mechanism called Dual-Row Activation (DRA) to perform bulk bit-wise operations between operands stored in di erent word-lines.
e DRA is developed based on analog operation of DRAM sub-arrays with a modest change in the sense ampli er circuit such that X(N)OR operation can be e ciently realized on every memory bit-line. In addition, such design addresses the reliability concerns regarding the voltage deviation on the bit-line and multi-cycle operations of the triple-row activation method. We evaluate and compare DRIM's raw performance with conventional and PIM accelerators including a Core-i7 Intel CPU [13] , an NVIDIA GTX 1080Ti Pascal GPU [14] , Ambit [2] , DRISA-1T1C [3] , and HMC 2.0 [11], to handle bulk bit-wise operations. We observe that DRIM achieves remarkable throughput compared to Von-Neumann computing systems (CPU/GPU) through unblocking the data movement bo leneck by on average 71×/8.4× be er throughput. DRIM outperforms other PIMs in performing X(N)OR-based operations by up to 3.7× higher throughput. We further show that a 3D-stacked DRAM built on top of DRIM can boost the throughput of the HMC by ∼13.5×. From the energy consumption perspective, DRIM reduces the DRAM chip energy by 2.4× compared with Ambit [2] and 69× compared with copying data through the DDR4 interface.
To the best of our knowledge, this work is the rst that designs a high-throughput and energy-e cient X(N)OR-friendly PIM architecture exploiting DRAM arrays. We develop DRIM based on a set of novel microarchitectural and circuit-level schemes to realize a data-parallel computational unit for di erent applications.
BACKGROUND AND MOTIVATION 2.1 Processing-in-DRAM Platforms
A DRAM hierarchy at the top level is composed of channels, modules, and ranks. Each memory rank, with a data bus typically 64-bits wide, includes a set of memory chips that are manufactured with a variety of con gurations and operate in unison [2, 15] . Each chip is further divided into multiple memory banks that contains 2D sub-arrays of memory cells virtually-organized in memory matrices (mats). Banks within same chips share I/O, bu er and banks in di erent chips working in a lock-step manner. Each memory sub-array, as shown in Fig. 1a, has 1 ) a large number of rows (typically 2 9 cell basically consists of two elements, a capacitor (storage) and an Access Transistor (AT) (Fig. 1b) . e drain and gate of the AT is connected to the Bit-line (BL) and Word-line (W L), respectively. DRAM cell encodes the binary data by the charge of the capacitor. It represents logic '1' when the capacitor is full-charged, and logic '0' when there is no charge.
•Write/Read Operation: At initial state, both BL and BL is always set to
Technically, accessing data from a DRAM's sub-array (write/read) a er initial state is done through three consecutive commands [2, 16] issued by the memory controller: 1) During the activation (i.e. ACTIVATE), activating the target row, data is copied from the DRAM cells to the SA row. Fig. 1b shows how a cell is connected to a SA via a BL. e selected cell (storing V dd or 0) shares its charge with the BL leading to a small change in the initial voltage of BL ( V dd 2 ±δ ). en, by activating the enable signal, the SA senses and ampli es the δ of the BL voltage towards the original value of the data through voltage ampli cation according to the switching threshold of SA's inverter [16] . 2) Such data can be then transferred from/to SA to/from DRAM bus by a READ/WRITE command. In addition, multiple READ/WRITE commands can be issued to one row. 3) e PRECHARGE command precharges both BL and BL again and makes the sub-array ready for the next access.
•Copy and Initialization Operations: To enable a fast (< 100ns) in-memory copy operation within DRAM sub-arrays, rather than using ∼ 1µs conventional operation in Von-Neumann computing systems, RowClone-Fast Parallel Mode (FPM) [17] proposes a PIMbased mechanism that does not need to send the data to the processing units. In this scheme, two back-to-back ACTIVATE commands to the source and destination rows without PRECHARGE command in between, leads to a multi-kilo byte in-memory copy operation.
is operation takes only 90ns [17] . is method has been further used for row initialization, where a preset DRAM row (either to '0' or '1') can be readily copied to a destination row. RowClone imposes only a 0.01% overhead to DRAM chip area [17] .
•Not Operation: e NOT function has been implemented in di erent works employing Dual-Contact Cells (DCC), as shown Fig. 1c . DCC is mainly designed based on typical DRAM cell, but equipped with one more AT connected to BL. Such hardwarefriendly design [2, 18, 19] can be developed for a small number of rows on top of existing DRAM cells to enable e cient NOT operation with issuing two back-to-back ACTIVATE commands [2] . In this way, the memory controller rst activates the W L dcc1 (Fig. 1c) of input DRAM cell, and reads the data out to the SA through BL. It then activates W L dcc2 to connect BL to the same capacitor and so writes the negated result back to the DCC.
•Other Logic Operations: To realize the logic function in DRAM platform, Ambit [2] extends the idea of RowClone by implementing 3-input majority (Maj3)-based operations in memory by issuing the ACTIVATE command to three rows simultaneously followed by a single PRECHARGE command, so-called Triple Row Activation (TRA) method. As shown in Fig. 2a , considering one row as the control, initialized by D k = '0'/'1', Ambit can readily implement in-memory AND2/OR2 in addition to Maj3 functions through charge sharing between connected cells (D k , D i and D j ) and write back the result on D r cell. It also leverage TRA mechanism along with DCCs to realize the complementary functions. However, despite Ambit shows only 1% area over commodity DRAM chip [2] , it su ers from multi-cycle PIM operations to implement other functions such as XOR2/XNOR2 based on TRA. Alternatively, DRISA-3T1C method [3] utilizes the early 3-transistor DRAM design [20] , in which the cell consists of two separated read/write ATs, and one more transistor to decouple the capacitor from the read BL (rBL), as shown in Fig. 2b .
is transistor connects the two DRAM cells in a NOR style on the rBL naturally performing functionally-complete NOR2 function. However, DRISA-3T1C imposes very large area overhead (2T per cell) and still requires multi-cycle operations to implement more complex logic functions. DRISA-1T1C method [3] o ers to perform PIM through upgrading the SA unit by adding a CMOS logic gate in conjunction with a latch, as depicted in Fig. 2c . Such inherently-multi-cycle operation can enhance the performance of a single function through add-on CMOS circuitry, in two consecutive cycles. In rst cycle, D i is read out and stored in the latch, and in the second cycle, D j is sensed to perform the computation. However, this design imposes excessive cycles to implement other logic functions and at least 12 transistors to each SA. Recently, Dracc [21] implements a carry look-ahead adder by enhancing Ambit [2] to accelerate convolutional neural networks.
Challenges
ere are three main challenges in the existing processing-in-DRAM platforms that make them ine cient acceleration solutions for XORbased computations and we aim to resolve them:
•Limited throughput (Challenge-1): Due to the intrinsic complexity of X(N)OR-based logic implementations, current PIM designs (such as Ambit [2] , DRISA [3] , and Dracc [21] ) are not able to o er a high-throughput and area-e cient X(N)OR or addition inmemory operation despite utilizing maximum internal DRAM bandwidth and memory-level parallelism for NOT, (N)AND, (N)OR, and MAJ/MIN logic functions. Moreover, while DRISA-1T1C method could implement either XNOR or XOR functions as the add-on logic gate, it requires at least two consecutive cycles to perform the computation, which in turn limits other logics implementation. We address this challenge by proposing the DRA mechanism in Section 3.1 and 3.4.
•Row initialization (Challenge-2): Given R=AopB function (op ∈ AND2/OR2), TRA-based method [2, 16] takes 4 consecutive steps to calculate one result as it relies on row initialization: 1-RowClone data of row A to row D i (Copying rst operand to a computation row to avoid data-overwri en), 2-RowClone of row B to D j , 3-RowClone of ctrl row to D k (Copying initialized control row to a computation row), 4-TRA and RowClone data of row D i to R row (Computation and Writing-back the result). erefore TRA method needs averagely 360ns to perform such in-memory operations. When it comes to XOR2/XNOR2 operation, Ambit requires at least three row-initialization steps to process two input rows. Obviously, this row-initialization load could adversely impact the PIM's energy-e ciency especially dealing with such big data problems.
is challenge is addressed in Section 3.1 through the proposed sense ampli er, which totally eliminates the need for initialization in performing X(N)OR-based logics.
•Reliability concerns (Challenge-3): By simultaneously activating three cells in TRA method, the deviation on the BL might be smaller than typical one-cell read operation in DRAM. is can elongate the sense ampli cation state or even adversely a ect the reliability of the result [2, 16] . e problem can be even intensi ed when multiple TRA are needed to implement X(N)OR-based computations. To explore and address this challenges, we perform an extensive Monte-Carlo simulation on our design in Section 3.3.
DRIM DESIGN
DRIM is designed to be an independent, high-performance, energye cient accelerator based on main memory architecture to accelerate di erent applications. e main memory organization of DRIM is shown in Fig. 3 based on typical DRAM hierarchy. Each mat consists of multiple computational memory sub-arrays connected to a Global Row Decoder (GRD) and a shared Global Row Bu er (GRB). According to the physical address of operands within memory, DRIM's Controller (Ctrl) is able to con gure the sub-arrays to perform data-parallel intra-sub-array computations. We divide the DRIM's sub-array row space into two distinct regions as depicted in Fig. 3 : 1-Data rows (500 rows out of 512) that include the typical DRAM cells (Fig. 1b) connected to a regular Row Decoder (RD), and 2-Computation rows (12) , connected to a Modi ed Row Decoder (MRD), which enables multiple row activation required for bulk bit-wise in-memory operations between operands. Eight computational rows (x1, ..., x8) include typical DRAM cells and four rows (dcc1, ..., dcc4) are allocated to DCCs (Fig. 1c) enabling NOT function in every sub-array. DRIM's computational sub-array is motivated by Ambit [2] , but enhanced and optimized to perform both TRA and the proposed Dual-Row Activation (DRA) mechanisms leveraging charge-sharing among di erent rows to perform logic operations, as discussed below.
New In-Memory Operations
•Dual-Row Single-Cycle In-Memory X(N)OR: With a careful observation on the existing processing-in-DRAM platforms, we realized that they are not able to e ciently handle two main functions prerequisite for accelerating a variety of applications (XNOR, addition). As a result, such platforms impose an excessive latency and energy to memory chip, which could be alleviated by rethinking about SA circuit. Our key idea is to perform in-memory XNOR2 through a DRA method to alleviate and address three of the challenges discussed in Section 2.3. To achieve this goal, we propose a new recon gurable SA, as shown in Fig. 4a , developed on top of the existing DRAM circuitry. It consists of a regular DRAM SA equipped with add-on circuits including three inverters and one AND gate controlled with three enable signals (En M ,En x ,En C ). is design leverages the charge-sharing feature of DRAM cell and elevates it to implement XNOR2 logic between two selected rows through static capacitive-NAND/NOR functions in a single cycle. To implement capacitor-based logics, we use two di erent inverters with shi ed Voltage Transfer Characteristic (VTC), as shown in Fig.  4b .
In this way, a NAND/NOR logic can be readily carried out based on high switching voltage (V s )/low-V s inverters with standard high-V th /low-V th NMOS and low-V th /high-V th PMOS transistors. It is worth mentioning that, utilizing low/high-threshold voltage transistors a long with normal-threshold transistors have been accomplished in low-power application, and many circuits have enjoyed this technique in low-power design [22] [23] [24] [25] .
Consider D i and D j operands are RowCloned from data rows to x1 and x2 rows and both BL and BL are precharged to
(Precharged State in Fig. 5 ). To implement DRA, DRIM's ctrl rst activates two W Ls in computational row space (here, x1 and x2) through the modi ed decoder for charge-sharing when all the other enable signals are deactivated (Charge Sharing State). During Sense Ampli cation State, by activating the corresponding enable signals (En C and En x ) tabulated in Table 1 , the input voltage of both low-and high-V s inverters in the recon gurable SA can be simply derived as V i = n.V dd C , where n is the number of DRAM cells storing logic '1' and C represents the total number of unit capacitors connected to the inverters (i.e. 2 in DRA method). Now, the low-V s inverter acts as a threshold detector by amplifying deviation from 1 4 V dd and realizes a NOR2 function as tabulated in the truth table in Fig. 4b . At the same time the high-V s inverter ampli es the deviation from 3 4 V dd and realizes a NAND2 function. Accordingly, XOR2 and XNOR2 functions of input operands can be realized a er CMOS AND gate, respectively, on the BL and BL based on Equation-(1) in a single memory cycle.
DRIM's recon gurable SA is especially optimized to accelerate X(N)OR2 operations, as well as supporting other memory and inmemory operations (i.e. Write/Read, Copy, NOT, and TRA). DRIM ctrl activates En M and En x control-bits simultaneously (when En C is deactivated) to perform such operations. However, in this work, we only use Ambit's TRA mechanism to directly realize in-memory majority function (Maj3). e transient simulation results of DRA method to realize singlecycle in-memory XNOR2 operation is shown in Fig. 6 . We can observe how BL voltage and accordingly cell's capacitor is charged to V dd (when D i D j =00/11) or discharged to GND (when D i D j =01/10) during sense ampli cation state. erefore, DRA method can e ectively provide a single-cycle X(N)OR logic to address the challenge-1 and -2 discussed in Section 2.3 by eliminating the need for multiple TRA- [2] or NOR-based [3] operations as well as row initialization steps.
•In-Memory Adder: DRIM's sub-array can perform addition /subtraction (add/sub) operation quite e ciently. Assume D i , D j , and D k as input operands, the carry-out (C out ) of the Full-Adder (FA) can be directly generated through
Moreover, the Sum can be readily carried out through two back-to-back XOR2 operations based on the proposed DRA mechanism.
ISA Support
While DRIM is meant to be an independent high-performance and energy-e cient accelerator, we need to expose it to programmers and system-level libraries to utilize it. From a programmer perspective, DRIM is more of a third party accelerator that can be connected directly to the memory bus or through PCI-Express lanes rather than a memory unit, thus it is integrated similar to that of GPUs.
erefore, a virtual machine and ISA for general-purpose parallel thread execution need to be de ned similar to PTX [26] for NVIDIA. Accordingly, the programs are translated at install time to the DRIM hardware instruction set discussed here to realize the functions tabulated in Table 2 . e micro and control transfer instructions are not discussed here.
DRIM is developed based on ACTIVATE-ACTIVATE-PRECHARGE command a.k.a. AAP primitives and most bulk bitwise operations involve a sequence of AAP commands. To enable processor to eciently communicate with DRIM, we developed four types of AAPbased instructions that only di er from the number of activated source or destination rows:
1-AAP (src, des, size) that runs the following commands sequence: 1) ACTIVATE a source address (src); 2) ACTIVATE a destination address (des); 3) PRECHARGE to prepare the array for the next access. e size of input vectors for in-memory computation must be a multiple of DRAM row size, otherwise the application must pad it with dummy data. e type-1 instruction is mainly used for copy and NOT functions; 2-AAP (src, des1, des2, size), 1) ACTIVATE a source address; 2) ACTIVATE two destination addresses; 3) PRECHARGE. is instruction copies a source row simultaneously to two destination rows; 3-AAP (src1, src2, des, size) that performs DRA method by activating two source addresses and then writes back the result on a destination address; 4-AAP (src1, src2, src3, des, size) that performs Ambit-TRA method [2] by activating three source rows and writing back the MAJ3 result on a destination address.
For instance, in order to implement the addition-in-memory, as shown in Table 2 , three AAP-type2 commands double-copy the three input data rows to computational rows (x1, .., x6). en, the Sum function is realized through two back-to-back XOR2 operations with AAP-type3. e C out is generated by AAP-type4 and wri en back to the designated data row.
Reliability
We performed a comprehensive circuit-level simulation to study the e ect of process variation on both DRA and TRA methods considering di erent noise sources and variation in all components including DRAM cell (BL/W L capacitance and transistor, shown in Fig. 7 ) and SA (width/length of transistors-V s ). We ran MonteCarlo simulation in Cadence Spectre with 45nm NCSU Product Development Kit (PDK) library [27] (DRAM cell parameters were taken and scaled from Rambus [28] ) under 10000 trials and increased the amount of variation from ±0% to ±30% for each method. Table 3 shows the percentage of the test error in each variation. We observe that even considering a signi cant ±10% variation, the percentage of erroneous DRA across 10000 trials is 0%, where TRA method shows a failure with 0.18%. erefore, DRIM o ers a solution to alleviate challenge-3 by showing an acceptable voltage margin in performing operations based on DRA mechanism. By scaling down the transistor size, the process variation e ect is expected to get worse [2, 17] . Since DRIM is mainly developed based on existing DRAM structure and operation with slight modi cations, di erent methods currently-used to tackle process variation can be also applied for DRIM. Besides, just like Ambit, DRIM chips that fail testing due to DRA or TRA methods can be potentially considered as regular DRAM chips alleviating DRAM yield. 
Performance
• roughput: We evaluate and compare the DRIM's raw performance with conventional computing units including a Core-i7 Intel CPU [13] and an NVIDIA GTX 1080Ti Pascal GPU [14] . ere is a great deal of PIM accelerators that present recon gurable platforms or application-speci c logics in or close to memory die .
Due to the lack of space, we shall restrict our comparison to four recent processing-in-DRAM platforms, Ambit [2] , DRISA-1T1C [3] , DRISA-3T1C [3] , and HMC 2. Vector size (MB) 16 32 64 NOT XNOR2 add Figure 8 : roughput of di erent platforms (Y: log scale).
We observe that 1) either the external or internal DRAM bandwidth has limited the throughput of the CPU, GPU, and even HMC platforms. However, HMC outperforms the CPU and GPU with ∼25× and 6.5× higher performance on average for bulk bit-wise operations. Besides, PIM platforms achieve remarkable throughput compared to Von-Neumann computing systems (CPU/GPU) through unblocking the data movement bo leneck. Regular DRIM (DRIM-R) shows on average 71× and 8.4× be er throughput compared to CPU and GPU, respectively. 2) while DRIM-R, Ambit, and DRISA platforms achieve almost the same performance on performing bulk bit-wise NOT function, DRIM-R outperforms other PIMs in performing X(N)OR2-based operations. Our platform improves the throughput 2.3×, 1.9×, 3.7× compared with Ambit [2] , DRISA-1T1C [3] , and DRISA-3T1C [3] , respectively. 3) DRIM-S can boost the throughput of the HMC by 13.5×. To sum it up, DRIM's DRA mechanism could e ectively address challenge-1 by proposing the high-through bulk bit-wise X(N)OR-based operation.
•Energy: We estimate the energy that DRAM chip consumes to perform the three bulk bit-wise operations per Kilo-Byte for DRIM, Ambit [2] , DRISA-1T1C [12] , and CPU 1 . Note that, other operations such AND2/NAND2 and OR2/NOR2 in DRIM can be built on top of TRA method with almost the same energy consumption to that of Ambit. Fig. 9 shows that DRIM achieves 2.4× and 1.6× energy reduction over Ambit [2] and DRISA-1T1C [12] , respectively, to perform bulk bit-wise XNOR2 operation. Besides, compared with copying data through the DDR4 interface, DRIM reduces the energy by 69×. As for bit-wise in-memory add operation, DRIM outperforms Ambit, DRISA-1T1C, and CPU, respectively, with ∼2×, 1.7×, and 27× reduction in energy consumption. •Area: To assess the area overhead of DRIM on top of commodity DRAM chip, four hardware cost sources must be taken into consideration. First, add-on transistors to SAs; in our design, each SA requires 22 additional transistors connected to each BL. Second, two rows of DCCs with two W L associated with each; based on the estimation made by [18] , each DCC row imposes roughly one transistor over regular DRAM cell to each BL. ird, the 4:12 MRD overhead (originally 4:16); we modify each W L driver by adding two more transistors in the typical bu er chain, as depicted in Fig.  4a . Fourth, the Ctrl's overhead to control enable bits; ctrl generates the activation bits with MUX units with 6 transistors. To sum it up, DRIM roughly imposes 24 DRAM rows per sub-array, which can be interpreted as ∼ 9.3% of DRAM chip area.
DISCUSSION
•Virtual Memory: DRIM has its own ISA with operations that can potentially use virtual addresses. To use virtual addresses, DRIM's ctrl must have the ability to translate virtual addresses to physical addresses. While in theory this looks as simple as passing the address of the page table root to DRIM and giving DRIM's ctrl the ability to walk the page table, it is way more complicated in real-world designs.
e main challenge here is that the page table can be sca ered across di erent DIMMs and channels, while DRIM operates within a memory module. Furthermore, page table coherence issues can arise. e other way to implement translation capabilities for DRIM is through memory controller pre-processing of instructions being wri en to DRIM instruction registers. For instance, if the programmer writes instruction APP (src,dec,256), then the memory controller intercepts the virtual addresses and translates them into physical addresses. Note that most systems have near memory controller translation capabilities, mainly to manage IOMMU and DMA accesses from I/O devices. One issue that can arise is that some operations are appropriate only if the resulting physical addresses are within speci c plane, e.g., within the same bank. Accordingly, the compiler and the OS should work together to ensure that the operands of commands will result physical addresses that are suitable to the operation type.
•Memory Layout and Interleaving: While high-performance memory systems rely on channel interleaving to maximize the memory bandwidth, DRIM adopts a di erent approach through maximizing spatial locality and allocating memory as close to their corresponding operands as possible.
e main goal is to reduce the data movement across memory modules and hence reducing operations latency and energy costs. As exposing a programmer directly to the layout of memory is challenging, DRIM architecture can rely on compiler passes that take memory layout and the program as input, then assign physical addresses that are adequate to each operation without impacting the symantics of the application.
•Reliability: Many ECC-enabled DIMMs rely on calculating some hamming code at the memory controller and use it to correct any so errors. Unfortunately, such a feature is not available for DRIM as the data being processed are not visible to the memory controller. Note that this issue is common across all PIM designs. To overcome this issue, DRIM can potentially augment each row with additional ECC bits that can be calculated and veri ed at the memory module level or bank level. Augmenting DRIM with reliability guarantees is le as future work.
•Cache Coherence: When DRIM updates data directly in memory, there could be stale copies of the updated memory locations in the cache, thus data inconsistency issues may arise. Similarly, if the processor updates cached copies from memory locations that DRIM will process later, DRIM could actually use wrong/stale values.
ere are several ways to solve such issues in o -chip accelerators, the most common one is to rely on operating system (OS) to unmap the physical pages accessible by DRIM from any process that can run while computing in DRIM.
CONCLUSION
In this work, we presented DRIM, as a high-throughput and energye cient PIM architecture to address some of the existing issues in state-of-the-art DRAM-based acceleration solutions for performing bulk bit-wise X(N)OR-based operations i.e. limited throughput, row initialization, reliability concerns, etc. incurring less than 10% on top of commodity DRAM chip.
